Principal Engineer AI Hardware Modeling

Apply
Apply

Share

successfully icon

Successfully

The vacancy has been successfully added to favorites

location icon

Mountain View, United States of America

specialization icon

Solution/Integration Architecture

lob icon

Automotive Industry

date icon

04/02/2026

Req. VR-120681

Apply
Project description

The Principal Engineer, AI Hardware Modeling (NPU), within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise in hardware modeling, emulation, and hardware-software co-design. This role provides expert-level technical leadership in developing and maintaining bit-accurate and cycle-accurate hardware models that represent complex AI accelerator and NPU architectures used in ADAS, autonomous driving, and in-vehicle AI platforms.
This role owns the architecture and evolution of hardware modeling frameworks, translates conceptual hardware designs into robust, scalable software models, and enables early software development, verification, and performance analysis ahead of silicon availability. The Principal Engineer, AI Hardware Modeling (NPU) operates with a high degree of autonomy, partners closely with architecture, RTL, verification, and software teams, and influences modeling methodologies across programs

Responsibilities
bullet icon

Hardware Model Architecture & Development (65%)

bullet icon

Lead the design, implementation, and maintenance of bit-accurate and cycle-accurate C/C++ hardware models representing NPU architectures and subsystems.

bullet icon

Model complex compute engines, memory hierarchies, interconnects, and control logic with high fidelity to hardware specifications.

bullet icon

Define scalable modeling architectures that evolve with changing hardware designs and microarchitecture updates.

bullet icon

Collaborate with architecture and RTL teams to ensure model alignment with hardware intent and implementation details.

bullet icon

Software Interfaces & Emulation Frameworks (15%)

bullet icon

Design and develop software interfaces and APIs that allow software teams to interact with hardware models as if using physical silicon.

bullet icon

Build emulator-style frameworks that support register-level access, memory inspection, and controlled execution of AI workloads.

bullet icon

Implement debugging, introspection, and tracing capabilities to support deep analysis of hardware and model behavior.

bullet icon

Develop integrated performance profiling and analysis tools within the modeling environment.

bullet icon

Verification, Validation & HW/SW Co-Design Enablement (15%)

bullet icon

Enable detailed inspection and modification of memory and register state to support debug, optimization, and issue triage.

bullet icon

Provide modeling infrastructure to support hardware-software co-verification and system-level validation.

bullet icon

Partner with verification teams to ensure model correctness, completeness, and alignment with verification scenarios.

bullet icon

Support FPGA prototyping, emulation, and early validation flows as required.

bullet icon

Technical Leadership & Cross-Functional Influence (5%)

bullet icon

Provide expert technical guidance on hardware modeling methodologies, best practices, and tooling.

bullet icon

Influence modeling standards and approaches across programs to improve scalability, accuracy, and developer productivity.

bullet icon

Communicate complex modeling concepts and limitations clearly to both technical and non-technical stakeholders.

Skills

Must have

bullet icon

Expert communicator across global, cross-cultural, and cross-functional teams.

bullet icon

Strong analytical, debugging, and system-level problem-solving skills.

bullet icon

Proven ability to lead complex technical initiatives without direct authority.

bullet icon

Quality-driven mindset with a strong focus on correctness, robustness, and coverage.

bullet icon

Collaborative approach across hardware, software, verification, and safety organizations.

bullet icon

Extensive expertise in C/C++ programming for hardware modeling and simulation.

bullet icon

Strong understanding of NPU or AI accelerator architectures, memory systems, and dataflow.

bullet icon

Solid grounding in computer architecture and digital design principles.

bullet icon

Experience with SystemC, transaction-level modeling (TLM), and/or hardware description languages.

bullet icon

Familiarity with modern software development practices, including version control, testing, and CI pipelines.

bullet icon

Proven experience with bit-accurate and cycle-accurate modeling and hardware-software co-design methodologies.

bullet icon

Proficiency in performance optimization and memory management for large-scale software systems.

Nice to have

bullet icon

Prior experience modeling AI accelerators, NPUs, GPUs, or similar compute architectures.

bullet icon

Knowledge of automotive hardware requirements and functional safety concepts.

bullet icon

Experience with FPGA prototyping, emulation, or hardware-in-the-loop validation.

bullet icon

Background in parallel computing and high-performance simulation.

bullet icon

Contributions to open-source modeling frameworks or relevant technical publications.

bullet icon

Exposure to GenAI-assisted engineering tools and AI-augmented development workflows.

Other
seniority icon

Languages

English: C2 Proficient

seniority icon

Seniority

Senior

Mountain View, United States of America

Req. VR-120681

Solution/Integration Architecture

Automotive Industry

04/02/2026

Req. VR-120681

Apply for Principal Engineer AI Hardware Modeling in Mountain View

*Indicates a required field

Under the terms of your specific consent or to perform our obligations under a contract with you, as applicable, we, Luxoft Holding Inc. will manually and electronically process your personal data, specifically your first name, last name, phone number, e-mail address and other data you provide us through this form.


Within this context, we process personal data only for the specific purpose(s) indicated in the individual consent language or other notices provided below.


We will – insofar as reasonably necessary for the purpose you have agreed to and within the scope of applicable laws – transfer your personal data to other entities within the Luxoft Group and to the group of third party recipients listed in our Privacy Notice. Such Recipients can be located outside the European Union (EU) and/or the European Economic Area (EEA) (“Third Countries”). The Third Countries concerned, e.g. the USA, may not have the level of data protection that you enjoy e.g. under the GDPR. This can result in disadvantages such as an impeded enforcement of data subjects’ rights, a lack of control over further processing and access by state authorities. You may only have limited legal remedies against this. Insofar our transfer of your personal data to recipients in Third Countries is not covered by an adequacy decision of the EU Commission, we achieve an adequate level of data protection as further detailed out in our Privacy Notice.


With your consent, we personalise marketing communications to you by way of carrying out marketing research analysis, analysing the surfing-behaviour of our website visitors and to adjust it to their detected tendencies, as well as to plan more efficient future marketing activities. This personalised marketing does not include any automated decision-making activities.


Further information on how we process personal data in general is available in our Privacy Notice. You may withdraw any given consent at any time. The withdrawal of your consent(s) will not affect the lawfulness of processing before its withdrawal. For any request in this context, please e-mail us at: DPO@luxoft.com.


Before uploading CV or any other information to this website, to learn more about your obligations and restrictions arising from the use of this website, please read our Terms of Use.