Verification Engineer
Successfully
Req. VR-125874
This is a great opportunity to work as part of a highly regarded team to deliver leading-edge solutions.
Testing the AMD/Xilinx FPGA software tools (Vivado, Vitis) end to end: write test plans and testcases for new tool features, run designs through the flow onto real boards, debug failures down to root cause and keep an automated regression suite healthy.
Must have
FPGA/ASIC design and verification flow
Verilog / SystemVerilog / VHDL and logic design
Debugging and root-cause analysis across software, IP and hardware
Test planning and testcase development
Scripting in Perl, TCL or C-shell
Building and maintaining regression automation
On-board (hardware) debugging
BE/MS in ECE
Experience: Level 1
entry level; strong academics asked for, no years stated.
Nice to have
Xilinx Vivado and Vitis
Xilinx FPGA architecture and tool flow
Protocols: SPI, I2C, PCIe, Ethernet, USB, HDMI
Interfaces: AXI, GT transceivers, DDR4, NoC
Languages
English: B2 Upper Intermediate
Seniority
Junior
Hyderabad, India
Req. VR-125874
Manual Testing
Automotive Industry
02/11/2026
Req. VR-125874
Apply for Verification Engineer in Hyderabad
*Indicates a required field