Back to jobs
Design Verification Engineer
Successfully
Req. VR-120642
We are passionate about transforming lives through cutting-edge technology, enriching industries, communities, and the world. Our mission is to create exceptional products that drive next-generation computing experiences, serving as the foundation for data centers, artificial intelligence, PCs, gaming, and embedded systems.
At the core of our mission lies a culture of innovation. We challenge boundaries to solve some of the world's most critical problems. We are committed to execution excellence, fostering a culture of openness, humility, collaboration, and inclusivity, valuing diverse perspectives along the way.
Verification of SerDes Designs: Develop and execute verification plans and testbenches for SerDes IPs (Intellectual Property) and subsystems to ensure they meet functional and performance requirements.
Testbench Development: Design and implement verification testbenches using industry-standard verification methodologies (e.g., UVM, SystemVerilog, VHDL).
Simulation and Debugging: Perform simulations, analyze results, and debug issues related to timing, protocol errors, and other design anomalies in SerDes blocks.
Performance Evaluation: Evaluate and validate performance characteristics of SerDes systems including jitter, bit error rates (BER), signal integrity, eye diagrams, and other key metrics.
Protocol Compliance Testing: Verify adherence to relevant SerDes protocols such as UCIe, PCIe, Ethernet, USB, DDR, DisplayPort, or custom protocols.
Automated Testing: Develop automated regression tests to ensure the robustness and stability of the SerDes design over multiple versions and iterations.
Collaboration: Work closely with the design, hardware, and software teams to troubleshoot issues, implement fixes, and verify design changes.
Documentation: Create detailed reports and documentation on verification results, test scenarios, and issues found during testing.
Continuous Improvement: Provide feedback for design and verification process improvements and contribute to innovation in verification strategies and methodologies.
Must have
5-8 years of experience in SerDes verification or high-speed communication verification.
Strong hands-on experience with verification methodologies such as UVM, SystemVerilog, or other simulation-based verification tools.
Knowledge of high-speed serial protocols such as UCIe, PCIe, Ethernet, USB, DDR, or custom protocols.
Experience in analyzing and interpreting signal integrity issues, jitter, BER, and eye diagrams.
Solid understanding of SerDes architectures, link training, and equalization.
Strong debugging skills, with the ability to work across multiple domains (timing, protocol, performance).
Familiarity with hardware description languages (HDL) like VHDL or Verilog.
Strong analytical, problem-solving, and communication skills.
Experience with DDR protocol (e.g., DDR3, DDR4, DDR5) for memory interface verification.
Understanding of UCIe protocol and its role in chiplet-to-chiplet communication.
Nice to have
Experience with Python, Perl, or similar scripting languages for automation.
Exposure to high-speed memory interface design and verification, including DDR controller IP verification.
Functional coverage, assertions, knowledge in SV/UVM.
Ability to work in a fast-paced environment and manage multiple verification tasks.
Strong team player with good interpersonal and communication skills.
Languages
English: B2 Upper Intermediate
Seniority
Regular
Hyderabad, IN, India
Req. VR-120642
Software - Other
Automotive Industry
02/02/2026
Req. VR-120642
Apply for Design Verification Engineer in Hyderabad, IN
*Indicates a required field